

(1) TITLE

AUXILIARY OUTPUT DRIVER

(2) CROSS-REFERENCE TO RELATED APPLICATIONS

Not applicable.

(3) STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR
DEVELOPMENT

Not applicable.

(4) REFERENCE TO AN APPENDIX

Not applicable.

(5) BACKGROUND

TECHNICAL FIELD

[0001] The technology described herein is generally related to the field of integrated circuits ("IC"); IC structures and devices are also referred to hereinafter as "chip(s)," and "dice" or "die."

DESCRIPTION OF RELATED ART

[0002] The integrated circuit field of technology is well established. Many publications describe the details of commonly known techniques used in the fabrication of integrated circuits that can be generally employed in the fabrication of complex, three-dimensional, IC structures and devices; see *e.g.*, *Silicon Processes*, Vol. 1-3, copyright 1995, Lattice Press, Lattice Semiconductor Corporation, Hillsboro, Oregon. Moreover, the individual steps of such a process can be performed using commercially available IC fabrication machines. The use of such machines and commonly used fabrication step techniques will be referred to

1 hereinafter as simply: "in a known manner." As specifically helpful to an
2 understanding of the present invention, approximate technical data are disclosed
3 herein based upon current technology; future developments in this art may call for
4 appropriate adjustments as would be apparent to one skilled in the art.

5 [0003] Certain commercial products employing IC chips require the state of a digital
6 output signal stays at a predetermined logic signal, "HIGH" or "LOW," even when
7 supply voltages are below the threshold voltage of the output stage driver field effect
8 transistors ("FETs"). For example, a voltage monitoring instrument needs to transmit
9 accurately the true output of the circuitry being monitored. Other examples of such
10 products are power-on reset generators, microprocessor supervisors, and chip-
11 select drivers.

12 [0004] Known manner complementary metal-oxide-semiconductor ("CMOS") circuit
13 designs may not result in a "guaranteed" output state when the supply voltage falls
14 below a threshold voltage of the output stage driver FETs. On the other hand,
15 lowering the threshold voltage may improve performance of an IC, but generally
16 requires a change to the wafer-level IC dice fabrication processes. However,
17 lowering the threshold voltage may have undesired electrical effects such as
18 increasing leakage currents. Therefore, there are competing interests for the IC
19 designer to consider.

20 [0005] There is a need for improved electronic circuits for commercial products
21 where output stage signals are a critical factor of performance.

22 (6) BRIEF SUMMARY

23 [0006] The present invention generally provides for an integrated circuit output

driver stage for ensuring a predetermined output when power supply voltage falls below an expected level.

[0007] The foregoing summary is not intended to be inclusive of all aspects, objects, advantages and features of the present invention nor should any limitation on the scope of the invention be implied therefrom. This Brief Summary is provided in accordance with the mandate of 37 C.F.R. 1.73 and M.P.E.P. 608.01(d) merely to apprise the public, and more especially those interested in the particular art to which the invention relates, of the nature of the invention in order to be of assistance in aiding ready understanding of the patent in future searches.

(7) BRIEF DESCRIPTION OF THE DRAWINGS

[0008] FIGURE 1 is an electrical schematic diagram in accordance with an exemplary embodiment of the present invention.

[0009] FIGURE 2 is an electrical schematic diagram in accordance with another exemplary embodiment of the present invention.

[0010] Like reference designations represent like features throughout the drawings. The drawings in this specification should be understood as not being drawn to scale unless specifically annotated as such.

(8) DETAILED DESCRIPTION

[0011] FIGURE 1 is an electrical schematic diagram for a circuit 100 in accordance with a first exemplary embodiment of the present invention. Standard electrical engineering symbols and conventions are shown in this layout such that a person skilled in the art will recognize the components and their respective interconnections. While the exemplary embodiments described herein is illustrative of using

1 semiconductor devices having a specific transistor polarity implementation, it will be
2 recognized by those skilled in the art that an implementation of reverse polarity
3 devices can be made. No limitation on the scope of the invention is intended by the
4 exemplary embodiments and none should be implied therefrom. An experimental
5 implementation was constructed in a BiCMOS technology process; device sizes and
6 the like may be adjusted as would be evident to persons skilled in the art for scaling
7 the components and adapting the present invention to a specific implementation.

8 [0012] A CMOS Output Driver 101 is a typical known manner, output driver having
9 four metal oxide semiconductor field effect transistors ("MOSFET") MP1, MP2, MN1,
10 MN2 and forming an output driver stage on-board a chip, not shown. The Driver 101
11 is designed for receiving digital logic signals - - represented by "In" symbol 105 - - at
12 an input node 103 from on-board chip circuitry, not shown, and providing an
13 amplified output signal at the output driver stage output node 107. A power supply
14 voltage, V_{ss} , for example, a known manner DC volt source, not shown, provide a
15 nominal design voltage, or can be an electrical ground. A drain-source bias voltage,
16 V_{DD} , for the MOSFETs MP1, MP2, MN1, MN2 of this embodiment is, for example, a
17 known manner 3.3 volt \pm 0.3 DC source, not shown.

18 [0013] Generally, when the voltage V_{DD} is at its design nominal value, it is well
19 above the threshold voltage for the MOSFETs MP1, MP2, MN1, MN2, the voltage at
20 the output driver stage output node 107 will be LOW when the signal In 105 is LOW
21 and HIGH when the signal In 105 is HIGH. However, when the signal In 105 is LOW
22 and the voltage V_{DD} approaches or falls below the threshold voltage, the state of the
23 output driver stage at output node 107 can float up from the LOW state since there

1 is not enough voltage on the gate line 109 of MOSFET MN2 to keep MOSFET MN2
2 in the ON state.

3 [0014] In accordance with the exemplary embodiment of the present invention in a
4 bipolar-CMOS ("BiCMOS") implementation, an Auxiliary Driver 111 is added to the
5 chip output stage. The function of the Auxiliary Driver 111 is to supplement output
6 signal driving at low V_{DD} voltages and to ensure that output at the output pad 113 of
7 the chip remains LOW. The output pad 113 of the chip is connected to CMOS
8 Output Driver 101 output node 107 via line 115 and Auxiliary Driver output node
9 117.

10 [0015] When the voltage V_{DD} is at or above its design nominal value, the gate 119 of
11 Auxiliary Driver MOSFET MN4 is pulled up; that is, it may be considered at a logic
12 HIGH level. This removes the base drive signal from npn-type bipolar transistor Q3.
13 Removing the base drive signal from bipolar transistor Q3 removes the base drive
14 signal from pnp-type bipolar transistor Q2. Therefore, for $V_{DD} = \text{HIGH}$, the Auxiliary
15 Driver 111 is OFF and so it does not influence the state of the output signal at output
16 pad 113.

17 [0016] When the voltage V_{DD} drops below the threshold voltage for Auxiliary Driver
18 MOSFET MN4, the drain 121 is pulled up by the voltage drop across bias resistor
19 R16, sized appropriately to the specific implementation. The current, "I," through
20 resistor R16, represented by arrow 123, is forced on a circuit path to the base 125 of
21 npn-type bipolar transistor Q3. The collector 127 of bipolar transistor Q3 draws
22 current out of the base 126 of the transistor Q2. The collector 129 of transistor Q2
23 pushes current into the base 131 of npn-type bipolar transistor Q1. The collector

133 of transistor Q1 now draws node 117 LOW. Thus, the output pad 113 LOW condition is maintained appropriately. In other words, by turning on the Auxiliary Driver 111 whenever the voltage V_{DD} falls below the design threshold voltage for driving the CMOS Output driver 101, a LOW output signal is guaranteed at the associated output pad 113.

[0017] Note that another advantage of the circuit 100 of the present invention is that the output pad 113 LOW condition remains at the LOW digital signal value even if there is significant external impedance from the device output to the positive supply, such as via a pull-up resistor, not shown.

[0018] In the preferred embodiment, the threshold voltage of Auxiliary Driver MOSFET MN4 should be substantially equivalent to the threshold voltage of CMOS Output Driver MOSFET MN2. In this manner, the Auxiliary Driver 111 begins to operate at the supply voltage when it is most needed.

[0019] In the preferred embodiment, another MOSFET transistor M13 is connected in Auxiliary Driver 111 so that leakage current from the collector 127 to the emitter 128 will not erroneously turn transistors Q1 and Q2 ON.

[0020] Similarly, in the preferred embodiment, another MOSFET transistor M12 is connected in Auxiliary Driver 111 so that leakage current in transistor Q2 from the collector 129 to the emitter 130 will not erroneously turn transistor Q1 ON.

[0021] In the preferred embodiment a resistor, "Resd," 133, is provided to protect the gate of Auxiliary Driver MOSFET MN4 from electrostatic discharge into the supply voltage V_{DD} or V_{SS} .

[0022] Thus, it can be recognized that the circuit 100 is capable of providing a

1 substantial amount of sink current so that the output voltage will be a logic LOW
2 even when the voltage V_{DD} falls lower than specified. Any pull-up resistance voltage
3 drop that this circuit 100 may have to drive will also be established at logic LOW.
4 The maximum amount of drive is determined by the gains of the bipolar transistors
5 and the value of the bias resistor R16.

6 [0023] FIGURE 2 is an electrical schematic diagram in accordance with another
7 exemplary embodiment. It will be recognized by those skilled in the art that this is a
8 complementary version of the circuit 100 shown in FIGURE 1, built to guarantee that
9 an output 213 stays HIGH at node 217 at low power supply voltage levels.

10 [0024] As with FIGURE 1, a CMOS Output Driver 101 is a typical known manner,
11 output driver having four metal oxide semiconductor field effect transistors
12 ("MOSFET") MP1, MP2, MN1, MN2 and forming an output driver stage on-board a
13 chip, not shown. It may similarly be advantageous to ensure a logic signal HIGH on
14 the Output Driver output signal line 115. Again, however, when the In signal 105 is
15 HIGH and the voltage V_{DD} approaches or falls below output driver MOSFET MP1,
16 MP2, MN1, MN2 threshold voltage, the state of the output of the CMOS Output
17 Driver 101 can float down on its output line 115 as there will then not be enough
18 voltage on the gate 209 of driving MOSFET MP2 to maintain an ON condition. The
19 Auxiliary Driver 211 is added to supplement the CMOS Output Driver 101 when the
20 voltage V_{DD} falls below the threshold voltage level needed for the output driver stage
21 MOSFETs MP1, MP2, MN1, MN2.

22 [0025] When the voltage V_{DD} is at its design nominal level, the gate 219 of auxiliary
23 driver MOSFET MP4 is pulled down, viz., to a logic LOW level. This removes base

1 drive signal from a pnp-type bipolar transistor Q3'. Consequently, the base drive
2 signal is removed from a npn-type bipolar transistor Q2' which in turn remove the
3 base drive signal from a pnp-type bipolar transistor Q1'. Thus, for voltage V_{DD} at its
4 nominal level, the Auxiliary Driver remains in an OFF condition.

5 [0026] When the voltage V_{DD} drops below its design nominal level and, therefore is
6 not sufficient for operation of the CMOS Output Drive 101, the drain 221 of transistor
7 MP4 is pulled down by bias resistor R16'. The current, represented by arrow 223
8 labeled "I," through R16' can come from nowhere else but the base 225 of bipolar
9 transistor Q3'. The collector 227 of transistor Q3' then pushes current into the base
10 226 of transistor Q2'. In turn, the collector 229 of transistor Q2' pulls current out of
11 the base 231 of transistor Q1'. The collector 233 of transistor Q1' is pulled to a logic
12 level HIGH; this occurs even if there is significant external impedance, such as a
13 pull-down resistor, not shown, from the output pad 213 to ground.

14 [0027] As with the embodiment of FIGURE 1, the threshold voltage for Auxiliary
15 Driver 211 transistor MP4 should be substantially the same as the threshold voltage
16 for CMOS Output Driver 201 transistor MP2 in order for the Auxiliary Driver 211 to
17 begin to operate only when the supply voltage V_{DD} is out of its nominal design value.

18 [0028] In a preferred embodiment, electrostatic discharge protection resistor,
19 "Resd," 232 is provided to protect the gate 219 of transistor MP4.

20 [0029] In a preferred embodiment, an auxiliary driver MOSFET transistor M13' is
21 connected so that leakage current from the emitter 228 to collector 227 of transistor
22 Q3' will not errantly turn transistor Q2' and Q1' ON.

23 [0030] In a preferred embodiment, an auxiliary driver MOSFET transistor M12' is

1 connected so that leakage current from collector 230 to emitter 229 in Q2' will not
2 erroneously turn transistor Q1' ON.

3 [0031] Thus, it can be recognized that the circuit 200 is capable of providing a
4 substantial amount of source current so that the output voltage will be a logic HIGH
5 even when the supply voltage V_{DD} falls lower than specified. Any pull-down
6 resistance voltage drop that this circuit 200 may have to drive will also be
7 established at logic HIGH. The maximum amount of drive is determined by the
8 gains of the bipolar transistors and the value of the bias resistor R16'.

9 [0032] It is important to note for both described exemplary embodiments that once
10 the supply voltage drops to the level where the Auxiliary Driver 111 or 211 becomes
11 activated, the output state 113, 213, respectively, will be at the desired state - -
12 namely, LOW in FIGURE 1 or HIGH in FIGURE 2 - - independent of the input state.
13 In many cases, once the supply voltage gets too low, whatever is driving the input
14 105 may no longer be a known, defined state.

15 [0033] The foregoing Detailed Description of exemplary and preferred embodiments
16 is presented for purposes of illustration and disclosure in accordance with the
17 requirements of the law. It is not intended to be exhaustive nor to limit the invention
18 to the precise form(s) described, but only to enable others skilled in the art to
19 understand how the invention may be suited for a particular use or implementation.
20 The possibility of modifications and variations will be apparent to practitioners skilled
21 in the art. No limitation is intended by the description of exemplary embodiments
22 which may have included tolerances, feature dimensions, specific operating
23 conditions, engineering specifications, or the like, and which may vary between

1 implementations or with changes to the state of the art, and no limitation should be
2 implied therefrom. Applicant has made this disclosure with respect to the current
3 state of the art, but also contemplates advancements and that adaptations in the
4 future may take into consideration of those advancements, namely in accordance
5 with the then current state of the art. It is intended that the scope of the invention be
6 defined by the Claims as written and equivalents as applicable. Reference to a
7 claim element in the singular is not intended to mean "one and only one" unless
8 explicitly so stated. Moreover, no element, component, nor method or process step
9 in this disclosure is intended to be dedicated to the public regardless of whether the
10 element, component, or step is explicitly recited in the Claims. No claim element
11 herein is to be construed under the provisions of 35 U.S.C. Sec. 112, sixth
12 paragraph, unless the element is expressly recited using the phrase "means for. . ."
13 and no method or process step herein is to be construed under those provisions
14 unless the step, or steps, are expressly recited using the phrase "comprising the
15 step(s) of. . .". What is claimed is: